

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT Date Submitted: August 20, 2003 (Use as many sheets as necessary)		Complete If Known	
Application Number		10/612,193	
Filing Date		07/03/2003	
First Named Inventor		Takashi TAKENAKA	
Group Art Unit		Unknown	
Examiner Name		Unknown	
Attorney Docket Number		043034-0180	

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code ² (if known)			

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. ¹	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Office ³	Number ⁴	Kind Code ⁵ (if known)				
SA	A1	JP	8-022485		mitsubishi electric corp.	01-23-1996		A

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶	
SA	A2	P. ASHAR et al., "Verification of Scheduling in the Presence of Loops Using Uninterpreted Symbolic Simulation," International Conference on Computer Design, (1999), pp. 458-466, C&C Research Laboratories, Princeton, N. J.		
	A3	E. M. CLARKE, et al., "Model Checking," (1999), pp. 61-74, The MIT Press, Cambridge, MA.		
	A4	N. MANSOURI et al., "Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs," (2000), Formal Methods in System Design, pp. 59-91, Kluwer Academic Publishers, The Netherlands.		
	A5	S. MALIK et al., "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment," IEEE International Conference on Computer-Aided Design, (1988), pp. 6-9.		

Examiner Signature	Say Ah	Date Considered	9/13/06
--------------------	--------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, PO Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.